



r





 $t_0\colon W0$ RD LINE LATCHED, ACTIVE PULLDOWN TO 0

t₁: BIT LINE CLAMP RELEASED - SENSE AMP ON

 $\mathbf{t_{2}}$: Bit line decision - data latched

 t_3 : Word line returned to quiescent $v_{\rm c}/2$

 $\mathfrak{t}_{\mathfrak{q}}$: Write data latched on bit lines

t₅: Word Line Pulled to V_s - Set/Reset-Capps C.E. L.K.

 $t_{\rm B}$: word line returned to quiescent $\,{\rm V_S}/2\,$

 \mathfrak{t}_7 : Bit lines actively returned to $\mathfrak{v}_{\mathrm{S}}$ clamp t₈: READ/WRITE CYCLE COMPLETE

